CR-8000 Tech Tips
Wussten Sie, dass Sie unsere CR-8000 Tech Tipps auch abonnieren können? Dann melden Sie sich über unsere Blog Index Seite an.
Menu
- Blog
Juni 12, 2018
Tech Tip: CR-8000 Design Force 2018 Reinforce Via Functionality
In the 2018 release of CR-8000 Design Force, an amazing new improvement has been made to reinforce via. In the video below, I’ll demonstrate how this cool new feature works.
Read now
In the 2018 release of CR-8000 Design Force, an amazing new improvement has been made to reinforce via. In this tech tip, I'll demonstrate how thi...
- Blog
Mai 15, 2018
Tech Tip: Auto-hide Panels in CR-8000 Design Gateway
Oftentimes when we’re working on schematics, the panel menus take up a ton of space on the screen. This is where the Design Gateway auto-hide feature comes in handy.
Read now
Oftentimes when we're working on schematics, the panel menus take up a ton of space on the screen. This is where the Design Gateway auto-hide feat...
- Blog
Mai 01, 2018
Tech Tip: Fanout using CR-8000 Design Force Dragon EX
Simply draw a Dragon area around your BGA. Then select the Dragon area and create a strategy to fanout the pads of your BGA - Watch movie
Read now
CR-8000's Design Force Dragon EX tool can be used to fanout BGAs. Simply draw a Dragon area around your BGA. Then select the Dragon area and creat...
- Blog
März 20, 2018
Tech Tip: Batch Creation of Pin Pairs in CR-8000
Creating pin pairs in the Constraint Browser is fine for one or two nets at a time, but if you want to create pin pairs for a whole design, I recommend using an easy, single-step macro.
Read now
Creating pin pairs in the Constraint Browser is fine for one or two nets at a time, but if you want to create pin pairs for a whole design, I reco...
- Blog
März 06, 2018
Tech Tip: CR-8000 Design Force Tip Lengthening Patterns
Did you know when editing lengthening patterns in CR-8000 Design Force, you can modify the lengthening pattern, and meet your constraints all in one step?
Read now
Did you know when editing lengthening patterns in CR-8000 Design Force, you can modify the lengthening pattern, and meet your constraints all in o...
- Blog
Februar 06, 2018
Tech Tip: How to Generate Offset Vias from a Via in CR-8000 Design Force
CR-8000 Design Force 2017 has improved the offset via function by adding efficiency in pulling out tracks from vias, creating BGA designs and build-up designs. The controls are based on the following...
Read now
Design Force 2017 has improved the offset via function by adding efficiency in pulling out tracks from vias, creating BGA designs and build-up des...
- Blog
Januar 30, 2018
Tech Tip: Mirroring Routed Double-sided Components in CR-8000 Design Force
A common task that is often dreaded among PCB designers is having to relocate a large point-count BGA that’s fanned out, and even partially escaped routed, to the opposite side of a PCB.
Read now
A common task that is often dreaded among PCB designers is having to relocate a large point-count BGA that's fanned out, and even partially escape...
- Blog
Januar 23, 2018
Tech Tip: Generating Where-used Reports in DS-CR (formerly known as DS-2)
One of the more powerful capabilities of a good data management system such as DS-CR (formerly known as DS-2) is searching and the ability to generate reports. A great example is the ability to generate Where-used information. These types of reports are extremely useful when performing impact assessments where ...
Read now
One of the more powerful capabilities of a good Data Management system such as DS-2 is searching and the ability to generate reports. A great exam...
- Blog
Januar 19, 2017
Using Vias to Maintain PCB Signal Integrity Featuring High-Speeds in a 3D Environment
This is the second in my series of blog posts looking at the challenge of maintaining PCB signal integrity with now-common ultra-high speeds and growing adoption of PCB design environments to design in true 3-D. Today I focus on vias and the use of return vias to overcome the issues highlighted in Part 1.
Read now
This is the second in my series of blog posts looking at the challenge of maintaining PCB signal integrity with now-common ultra-high speeds and g...