Electronic
Menu
- Blog
November 20, 2018
Tech Tip: How to Find a One Pin Net in CR-8000 Design Force
Learn how to find a one pin net using a batch program and then output the one pin net information in the netlist text file.
Read now
This Tech Tip shows users how to find a one pin net using a batch program called DFbdnetout.exe and then output the one pin net information in the...
- Blog
October 16, 2018
Tech Tip: CR-8000 Board List Processor
Custom attribute lists for design and panel data can be configured and saved using CR-8000’s Board List Processor.
Read now
Custom attribute lists for design and panel data can be configured and saved using CR-8000 Board List Processor. Each list type includes many att...
- Blog
September 25, 2018
Tech Tip: CR-8000 Design Gateway 2018 Function for Adding Multiple New Sheets Collectively
There’s a greatly improved option in CR-8000 Design Gateway 2018 that gives users the opportunity to add multiple sheets when creating new designs or when adding sheets to an existing design.
Read now
There's a greatly improved option in CR-8000 Design Gateway 2018 that gives users the opportunity to add multiple sheets when creating new designs...
- Blog
August 28, 2018
Tech Tip: DS-CR Vault File Distribution
DS-CR maintains electronics design data in a vault with controlled access and revision control. That data must be distributed outside the vault to support various business activities such as fabrication, assembly, and supply chain management.
Read now
DS-CR maintains electronics design data in a Vault with controlled access and revision control. That data needs to be distributed outside the vaul...
- Blog
July 03, 2018
Tech Tip: CR-8000 Design Gateway 2018 Execute Macro to Multiple Sheets
There’s an exciting new option in CR-8000 Design Gateway 2018: “Execute Macro to Multiple Sheets. The new functionality allows you to execute macros on specified sheets all at once.
Read now
There's an exciting new option in CR-8000 Design Gateway 2018: "Execute Macro to Multiple Sheets. The new functionality allows you to execute macr...
- Blog
June 26, 2018
Tech Tip: Using Enhanced Reinforce Via Functionality to Add Shielding Vias in CR-8000 Design Force
In her recent blog post, Sandy Jones introduced the new reinforce via functionality in CR-8000 Design Force. Here is one very useful application of that new functionality.
Read now
Design Force features an option to shield signals when creating their routes. The shield option automatically inserts shielding side by side, abov...
- Blog
June 12, 2018
Tech Tip: CR-8000 Design Force 2018 Reinforce Via Functionality
In the 2018 release of CR-8000 Design Force, an amazing new improvement has been made to reinforce via. In the video below, I’ll demonstrate how this cool new feature works.
Read now
In the 2018 release of CR-8000 Design Force, an amazing new improvement has been made to reinforce via. In this tech tip, I'll demonstrate how thi...
- Blog
May 15, 2018
Tech Tip: Auto-hide Panels in CR-8000 Design Gateway
Oftentimes when we’re working on schematics, the panel menus take up a ton of space on the screen. This is where the Design Gateway auto-hide feature comes in handy.
Read now
Oftentimes when we're working on schematics, the panel menus take up a ton of space on the screen. This is where the Design Gateway auto-hide feat...
- Blog
May 01, 2018
Tech Tip: Fanout using CR-8000 Design Force Dragon EX
Simply draw a Dragon area around your BGA. Then select the Dragon area and create a strategy to fanout the pads of your BGA - Watch movie
Read now
CR-8000's Design Force Dragon EX tool can be used to fanout BGAs. Simply draw a Dragon area around your BGA. Then select the Dragon area and creat...
- Blog
March 20, 2018
Tech Tip: Batch Creation of Pin Pairs in CR-8000
Creating pin pairs in the Constraint Browser is fine for one or two nets at a time, but if you want to create pin pairs for a whole design, I recommend using an easy, single-step macro.
Read now
Creating pin pairs in the Constraint Browser is fine for one or two nets at a time, but if you want to create pin pairs for a whole design, I reco...
- Blog
March 06, 2018
Tech Tip: CR-8000 Design Force Tip Lengthening Patterns
Did you know when editing lengthening patterns in CR-8000 Design Force, you can modify the lengthening pattern, and meet your constraints all in one step?
Read now
Did you know when editing lengthening patterns in CR-8000 Design Force, you can modify the lengthening pattern, and meet your constraints all in o...
- Blog
February 06, 2018
Tech Tip: How to Generate Offset Vias from a Via in CR-8000 Design Force
CR-8000 Design Force 2017 has improved the offset via function by adding efficiency in pulling out tracks from vias, creating BGA designs and build-up designs. The controls are based on the following...
Read now
- Blog
January 30, 2018
Tech Tip: Mirroring Routed Double-sided Components in CR-8000 Design Force
A common task that is often dreaded among PCB designers is having to relocate a large point-count BGA that’s fanned out, and even partially escaped routed, to the opposite side of a PCB.
Read now
A common task that is often dreaded among PCB designers is having to relocate a large point-count BGA that's fanned out, and even partially escape...
- Blog
January 23, 2018
Tech Tip: Generating Where-used Reports in DS-CR (formerly known as DS-2)
One of the more powerful capabilities of a good data management system such as DS-CR (formerly known as DS-2) is searching and the ability to generate reports. A great example is the ability to generate Where-used information. These types of reports are extremely useful when performing impact assessments where ...
Read now
- Blog
August 29, 2017
A Few Thoughts on Avoiding DDR4 Layout Problems
DDR4, the fourth generation of DDR SDRAM technology, is the latest and greatest SDRAM standard and will continue to be until the fifth generation is released. The new standard features a point-to-point architecture that offers superior timing margins.
Read now
- Blog
January 19, 2017
Using Vias to Maintain PCB Signal Integrity Featuring High-Speeds in a 3D Environment
This is the second in my series of blog posts looking at the challenge of maintaining PCB signal integrity with now-common ultra-high speeds and growing adoption of PCB design environments to design in true 3-D. Today I focus on vias and the use of return vias to overcome the issues highlighted in Part 1.
Read now